## Acceleration of Loops for Verification

Alain Finkel (finkel@lsv.ens-cachan.fr) http://www.lsv.ens-cachan.fr/ Laboratoire Spécification et Vérification CNRS UMR 8643 École Normale Supérieure de Cachan 61, Avenue du Président Wilson 94235 Cachan Cedex, France

## Abstract.

We present some techniques for accelerating linear systems (counters automata) which allow to compute the reachability sets of several protocols like broadcast protocols,... We use Presburger logics and automata for representing sets of states. These ideas have been tested in a new tool, FAST (Fast Acceleration of Transition Systems).